Design and Implementation of High Speed Vlsi Adder Using Ling Equations
نویسندگان
چکیده
DESIGN AND IMPLEMENTATION OF HIGH SPEED VLSI ADDER USING LING EQUATIONS PRADNYA JADHAV, POONAM CHAUDHARI, NIVEDITA JOSHI, MINAL S. GHUTE 1. Asstt. Prof. Deptt. of Electronics Engg., YCCE, Nagpur. 2. Asstt. Prof. Deptt. of Electronics Engg., YCCE, Nagpur. 3. Asstt. Prof. Deptt. of Electronics & Telecomm. Engg., YCCE, Nagpur. 4. Asstt. Prof. Deptt. of Electronics & Telecomm. Engg., YCCE, Nagpur. Accepted Date: 27/02/2014 ; Published Date: 01/05/2014
منابع مشابه
Modified 32-Bit Shift-Add Multiplier Design for Low Power Application
Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...
متن کاملDesign and Implementation of High Speed Parallel Prefix Ling Adder
Parallel-prefix adders offer a highly efficient solution to the binary addition problem and are well-suited for VLSI implementations. In this paper, a novel framework is introduced, which allows the design of parallel-prefix Ling adders. The proposed approach saves one-logic level of implementation compared to the parallelprefix structures proposed for the traditional definition of carry look a...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. 
The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of fu...
متن کاملDesign and Implementation of a High Speed Systolic Serial Multiplier and Squarer for Long Unsigned Integer Using VHDL
A systolic serial multiplier for unsigned numbers is presented which operates without zero words inserted between successive data words, outputs the full product and has only one clock cycle latency. The multiplier is based on a modified serial/parallel scheme with two adjacent multiplier cells. Systolic concept is a well-known means of intensive computational task through replication of func...
متن کاملA Novel Efficient VLSI Architecture for IEEE 754 Floating point multiplier using Modified CSA
Due to advancement of new technology in the field of VLSI and Embedded system, there is an increasing demand of high speed and low power consumption processor. Speed of processor greatly depends on its multiplier as well as adder performance. In spite of complexity involved in floating point arithmetic, its implementation is increasing day by day. Due to which high speed adder architecture beco...
متن کامل